Trusted Silicon Stratus is currently in closed beta. Please contact us if you would like to participate.



The asynchronous VLSI and architecture group is part of the Computer Systems Laboratory at the School of Engineering and Applied Science at Yale. Our group uses formal synthesis methods for the design of provably correct, highly concurrent, reliable, and robust asynchronous systems.

Have an account?

{{ error_message }}